## WHAT IS CLAIMED IS:

- 1. A method of manufacturing an integrated circuit having 1 trench isolation regions in a substrate, the method comprising: 2 forming a mask layer above the substrate; 3 selectively etching the mask layer to form apertures 4 associated with locations of the trench isolation regions; 5 forming trenches in the substrate at the locations; 6 forming first type liners on first side walls of the trenches 7 associated with first type regions of the substrate; and 8 forming second type liners on second side walls of the 9 trenches associated with second type regions. 10
- 1 2. The method of claim 1, further comprising providing an insulative material in the trenches to form the trench isolation regions.
- 1 3. The method of claim 2, further comprising removing the insulative material until the silicon nitride layer is reached.
  - 4. The method of claim 1, wherein the first type liners are a first thickness and the second type liners are a second thickness, the second thickness being different than the first thickness.
- 5. The method of claim 1, wherein the first type liners are dry oxide material and the second type liners are dry heavily nitrided oxide material.
- 1 6. The method of claim 1, wherein the substrate is on SOI substrate.
- 7. The method of claim 1, wherein the substrate trenches reach a buried insulative layer of the substrate.

2

3

- 1 8. The method of claim 1, wherein the substrate includes a 2 strained layer, wherein the strained layer includes the first type region and 3 the second type region.
- 9. A method of forming trench isolation liners in a CMOS IC, the method comprising:
- forming a trench in a layer above a substrate or in the
  substrate, the trench separating a first doped region from a second doped
  region;
- forming a first liner for a first side wall in the trench, the first side wall being associated with the first doped region; and
- forming a second liner for a second side wall of the trench, the second side wall associated with the second doped region;
- 1 10. The method of claim 9, wherein the substrate includes a strained silicon layer, whereby stress in the first doped region and the second doped region is more equalized due to the first liner and the second liner.
- 1 11. The method of claim 10, wherein the first doped region is Ptype doped with N-type dopants and the second doped region is doped with doped dopants.
- 1 12. The method of claim 9, wherein the first and second liners are oxide liners.
- 1 13. The method of claim 12, wherein the first liner includes oxygen.
- 1 14. The method of claim 13, wherein the second liner includes nitrogen.

- 1 15. The method of claim 14, wherein the substrate is a bulk substrate.
- 1 16. The method of claim 15, wherein the first liner provides 2 relatively equivalent stress to the first doped region as the second liner 3 provides to the second doped region.
- 1 17. An integrated circuit, comprising:
- a first doped region of a substrate; a second doped region of the substrate;
- a first liner on a first side wall of a trench, the trench being between the first doped region and the second doped region; and
- a second liner on a second side wall of the trench.
- 1 18. The integrated circuit of claim 17, wherein the first liner is formed using nitrogen.
- 1 19. The method of claim 18, wherein the first and second liners 2 are formed utilizing an oxygen atmosphere.
- 1 20. The method of claim 19, wherein the first liner is less than 2 400 Å thick.